Abstract: This paper describes a Histogram of Oriented Gradients (HOG)-based object detection processor. It features a simplified HOG algorithm with cell-based scanning and simultaneous Support Vector Machine (SVM) calculation, cell-based pipeline architecture, and parallelized modules. To evaluate the effectiveness of our approach, the proposed architecture is implemented onto a FPGA prototyping board. Results show that the proposed architecture can generate HOG features and detect objects with 40 MHz for SVGA resolution video (800 × 600 pixels) at 72 frames per second (fps).
Introduction
In recent years, detecting objects in visual images has posed a challenging problem in a wide range of application domains such as surveillance, entertainment, automotive systems, and robotics. A high-accuracy algorithm used in object detection systems, Histogram of Oriented Gradients (HOG) [1] , is robust against changes in illumination and also attains high computational accuracy in detection of variously textured objects.
Recent high-performance general-purpose processors can achieve real-time HOG-based object detection in spite of a heavy computational cost. However, these processors suffer from high power consumption and are therefore unsuitable for mobile systems under limited battery conditions. Consequently, a lowpower and high-performance HOG feature extraction processor is necessary to widen the range of applications. Figure 1 presents the image resolution versus frame rate for several published descriptions of HOG hardware. Zhang et al. [2] proposed efficient object detection using GPGPU. Some FPGA implementations [3] , [4] , [5] , [6] , [7] and an FPGA-GPU architecture [8] have been proposed for real-time applications. Cao et al. [9] realized the best-performing FPGA implementation when compared with other implementations. However, this study has been specified to stop-sign detection. In order to make HOG algorithm adaptable to a wide variety of applications, next-generation HOG feature extraction processors is required to provide greater expandability and higher performance.
Most conventional processors employ a window-based approach. For the window-based approach, an amount of required computations of 89.2 GOPS and memory bandwidth of 10.9 Gbps 1 Graduate School of Engineering, Kobe University, Kobe, Hyogo 657-8501, Japan a) mi-no@cs28.cs.kobe-u.ac.jp are required for SVGA resolution because of repetitive computations. The amount of required computations and memory bandwidth are greatly reduced by reusing calculated data or adopting efficient computation. However, data reuse causes an increase of memory capacity and circuit area. Consequently, a cooperative design among algorithm, architecture, and circuit is necessary.
To achieve real-time and low-power HOG feature extraction for SVGA resolution video, we propose the following three techniques.
• A simplified HOG algorithm with cell-based scanning and simultaneous Support Vector Machine (SVM) calculation to reduce amount of required computations.
• A cell-based algorithm and architecture for memory bandwidth reduction.
• Parallelized architectures for cell histogram generation, histogram normalization, and SVM classification to reduce the necessary cycle count. As described in this paper, details of the simplified HOG al- c 2013 Information Processing Society of Japan gorithm are described in Section 2. The proposed architecture is addressed in Section 3. Then, these are followed by FPGA implementation in Section 4. Section 5 concludes this paper. Figure 2 portrays a flow diagram of object detection using the original HOG algorithm [1] . Scanning on the input image is based on the detection window. The window is divided into cells, and each cell accumulates a histogram of gradient orientations over the pixels of the cell. For better invariance to illumination, histogram normalization can be done by accumulating a measure of the local histogram energy over blocks and using the results to normalize all cells in the block. The normalized histograms (HOG features) are collected over the detection window. The collected features are fed to a linear SVM for object/non-object classification.
Algorithm

Original HOG Algorithm
Simplified HOG Algorithm for
Hardware Implementation A simplified HOG algorithm for hardware implementation is introduced in this subsection. Figure 3 shows a flow diagram of object detection using the simplified HOG algorithm. This flow is modified from the original flow using the following six techniques. Figure 4 portrays the amount of required computations for HOG-based object detection. Assuming the window-based approach, an amount of required computations of 89.2 GOPS is necessary for SVGA resolution because of repetitive computations. On the other hand, the simplified HOG algorithm with cell-based scanning and simultaneous SVM calculation reduces the amount of required computations to 2.25 GOPS. However, 2.25 GOPS is still heavy for a processor with low operating frequency. To accommodate the amount of required computations in real time, the proposed architecture has parallelized modules for cell histogram generation, histogram normalization, and SVM classification.
Cell-based Scanning Method
Object detection with HOG features is executed by the scanning detection window on an input image, as presented in Fig. 5 left. When one window is finished, the next window is scanned using an offset of 1 cell. The memory bandwidth is increased by reloading input pixels for the next window. Consequently, extensive data reuse is desirable for memory bandwidth reduction. Figure 5 right shows a cell-based scanning approach. HOG features are extracted from cell-based calculations. No cell overlaps with another cell. Consequently, sharing and reuse of a cell have a great impact on memory bandwidth reduction.
Anti-aliasing in Histogram Generation
Gradient vectors within a local region called a cell ( els) are classified into nine bins according to its orientation, as shown in Fig. 6 . A cell histogram is generated by adding the magnitude of the gradient vector into the corresponding bin. To prevent aliasing from occurring around the border between each of the bins, the original algorithm votes the magnitude into the corresponding bin and the adjacent bin. The magnitude of the adjacent bin is in proportion to the orientation. However, the proposed algorithm adopts a fixed coefficient expressed as a power of two for the magnitude calculation. The proposed method suppresses a hardware cost increase. Another type of aliasing occurs around the borders between each of the cells. Strong edges around the borders between each of the cells degrade the accuracy of feature vectors. To avoid the phenomenon described above, gradient vectors in a cell are voted into other cells. The original algorithm adopts a bi-linear interpolation method and Gaussian weighting method for calculating weighted magnitude. However, the proposed algorithm uses a coefficient table because the weighting coefficient at one location is a fixed value. To reduce multiplication for weighting, the weighting coefficients are approximated to bit shift operation.
Histogram Normalization
The cell histograms within a region called a block (2 × 2 cells) are concatenated and normalized. The normalization is performed by dividing a concatenated cell histogram v by its L2 norm. The values of normalized histograms are clipped to a limit number and then re-normalized, which requires square root calculation and division. To avoid these burdensome calculations, the inverse of normalization divisor d is approximated as
then d is multiplied by v, where ε is a small constant to avoid zero division.
To obtain d, an approximation method with bit shift operation is proposed in Ref. [6] . However, this simplification is unsuitable for re-normalization and causes normalization errors. Therefore, we take a more accurate approach with additional iterative calculations. The inverse d is calculated iteratively using the Newton method as follows.
One iteration is composed of three multiplications, a subtraction and a bit shift. Although this iteration converges quadratically, the initial value d 0 is important to reduce the number of iterations. To obtain d 0 , we use an approximation method proposed in an earlier report [6] . If the sum of squares of v satisfies the following inequality,
then d 0 is given as follows.
d 0 is expressed as a binary number instantly if n is an odd number. d 0 is given by multiplying additionally if n is an even number.
Simultaneous SVM Calculation
In the window-based approach, HOG features from 105 blocks are collected. Then the features are multiplied by SVM coefficients corresponding to one window. However, the cell-based approach provides partial HOG features after normalization for one block; after which the features are multiplied by SVM coefficients corresponding to the 105 windows. Partial HOG features are multiplied and accumulated by the SVM coefficients of each window. The accumulation result is stored and reused in the subsequent SVM calculation. Simultaneous SVM calculation is suitable for parallel computing in hardware. Figure 8 shows the parameters of each process in object detection using HOG features. In general, software implementations employ floating-point calculations to provide high accuracy. On the other hand, if we implement hardware floating-point unit, it requires hardware resources to a great degree. Therefore, fixedpoint operation is often used in hardware implementations. The accuracy of a fixed-point operation depends on the bit width itself, although the bit width affects the memory capacity and the circuit area. Optimized parameters provide reasonable classification accuracy and minimize hardware costs. Table 1 presents the results of parameter adjustment. The other parameters for the HOG algorithm are shown in Table 2 . 
Parameter Optimization
Simulation Results
Performance and accuracy degradation were evaluated by software simulation for the simplified algorithm. The test data used was INRIA Person Dataset [11] which includes several people in various backgrounds. The simplified algorithm is compared with the original linear rectangular HOG (Lin. R-HOG) [1] . Figure 9 presents a graph of false positives per window (FPPW) versus the miss rate. In Fig. 9 , simulation results with the original Lin. R-HOG show higher miss rate in comparison with that in the Ref. [1] owing to the difference of test condition including the number of test samples. The simulation results with the simplified algorithm and the optimized bit width show that the miss rate degradation is 3% at 0.0001 FPPW. It provides sufficient performance for general-purpose applications. Figure 10 depicts a block diagram of the cell-based pipeline architecture and external peripherals for the demonstration system detailed in Section 4. The proposed architecture comprises a controller, a cell histogram generation module, a histogram normalization module, an SVM classification module, SRAMs for several image data, a CPU interface, and a memory interface. The HOG feature extraction processor is controlled by an external CPU, and the input grayscale image is loaded to a cell-line buffer from an external SRAM via a memory interface. The internal datapath modules process the input image and output the detection result. The CPU receives the detection result from the HOG feature extraction processor and then draws the result on an LCD display.
Architecture
Cell-based Pipeline Architecture
The proposed architecture adopts a cell-based pipeline flow, as presented in Fig. 11 . Figure 11 above shows a relation between cells, blocks, windows, and the frame. Cell-based pipeline processing is conducted as follows:
1. A cell histogram is generated with cell-based scanning. 2. When the process described above reaches the block level, the block-level cell histogram is normalized and the blockc 2013 Information Processing Society of Japan level HOG feature is extracted. 3. Block-level HOG features and SVM coefficients corresponding to each window are multiplied and accumulated. 4. The accumulation result of the window level is compared with the SVM threshold. Then the detection result is obtained. The cell-based pipeline architecture greatly reduces the memory bandwidth because it prevents reloading of input pixels in different detection windows. Figure 12 describes the memory bandwidth analysis of HOGbased object detection. The window-based approach for SVGA resolution requires a memory bandwidth of 10.9 Gbps. In general, mobile systems under limited battery conditions adopt a lower operating frequency. Therefore, the memory bandwidth must be reduced as low as possible for low-power and real-time operation. Our approach adopts a cell-based algorithm and architecture to reduce the memory bandwidth to 0.116 Gbps.
Cell Histogram Generation
In cell histogram generation, magnitude and orientation of a given pixel gradient are calculated; then a weighted magnitude is voted into a bin corresponding to its orientation. Figure 13 presents the architecture for cell histogram generation. Fourway architecture is adopted because one cell is commonly used for four blocks maximally. Block 0 and 2 load an initial value from the neighboring block. Block 1 loads an initial value from SRAM. Block 3 loads zero for its initial value. When cell histogram generation is finished, Block 0 outputs a cell histogram to the histogram normalization module. Figure 14 illustrates a block diagram of the processing element (PE). One PE executes weighted voting and binning to generate a histogram of one cell. Spatial anti-aliasing is conducted in four processing elements corresponding to one block. Figure 15 presents the architecture for histogram normalization. The architecture consists of two stages to implement L2-Hys normalization. The first stage includes four Cell MAC modules, an approximation module, a Newton method module, and a threshold module. The second stage comprises four Cell MAC modules and a Newton method module.
Histogram Normalization
In the first stage, Cell MAC modules first calculate the sum of squares of the input cell histogram. Secondly, an initial value for the Newton method is approximated to bit shift operation. Thirdly, the Newton method calculates an inverse number of square roots. Furthermore, the Cell MAC modules normalize the cell histogram. Finally, the normalized cell histogram is compared with a threshold and is fed to the second stage.
In the second stage, the sum of squares and an inverse number of square roots are calculated as in the first stage, after which Cell MAC modules normalize the cell histogram and extract 36-dimension HOG features.
SVM Classification
In SVM classification, extracted features and SVM coefficients are multiplied and accumulated until the operations reach window level. Then the accumulation result is compared with an SVM threshold to judge whether the window includes a target object. Figure 16 shows a block diagram for simultaneous SVM classification. This architecture includes 15 classification cores. One classification core manages seven blocks of MAC operations. Consequently, the architecture can accommodate 105 blocks corresponding to one detection window. Sufficient parallelism reduces the required cycle count to manage the amount of required computations of 10.6 GOPS.
Performance Evaluation
The number of cycle counts was estimated using a Verilog-HDL simulator. The proposed architecture was compared with architecture without parallelization and without a pipeline. Estimation results are presented in Fig. 17 , which demonstrates the superiority of the proposed architecture for SVGA resolution. duction of the proposed simultaneous SVM calculation architecture enables the reuse of intermediate results, allowing further cycle count reduction. Results show that the number of cycle counts in cell histogram generation, histogram normalization, and SVM classification are reduced by 85%, 65%, and 99%, respectively, compared with the number of cycle counts of architecture without parallelization and without a pipeline. In the proposed architecture, the overall process requires 0.56 × 10 6 cycles per frame. Therefore, it is inferred that the proposed architecture can accommodate SVGA resolution video at 72 fps with 40 MHz. The proposed architecture shows superior performance in comparison with previous FPGA implementations [3] , [4] , [5] , [6] , c 2013 Information Processing Society of Japan [7], [9] . Working memory is reduced by 68%, 84%, 83%, 73% and 78%, respectively, compared with that in Refs. [3] , [4] , [6] , [7] and [9] . Therefore, the proposed architecture is implementable even on FPGA with limited block memory. The proposed architecture can process in parallel about ten times as many detection windows as the architecture in Ref. [5] , and it can process about fifty times as many detection windows as the architecture in Ref. [6] . Though the cell-base method for HOG feature extraction was taken in Ref. [7] , the architecture in Ref. [7] requires larger memory than our approach. The classification module in Ref. [7] adopts no cell-based approach causing overhead of processing speed.
FPGA Implementation
To evaluate the effectiveness of our approach, we implemented the proposed architecture onto a prototyping board (tPad Multimedia Development Kit; Terasic Technologies Inc.). The board has DE2-115 with Cyclone IV EP4CE115 (Altera Corp.), a 5-megapixel digital image sensor module, and an 8-inch LCD touch screen module. Figure 18 portrays a demonstration system of real-time object detection to verify the proposed technique.
Resource utilization and comparison to conventional FPGA implementations are presented in Table 3 . Our FPGA implementation can generate HOG features and detect objects with 40 MHz for SVGA resolution video at 72 fps. The FPGA resource utilizations are as follows: 34,403 LEs, 68 embedded multipliers, and 0.34 Mbit block RAMs. Our implementation shows the best performance with minimum memory usage and minimum operating frequency.
Conclusion
This paper presents a proposal of a novel architecture of realtime HOG feature extraction for SVGA resolution video. The proposed scheme has a simplified HOG algorithm with cell-based scanning, simultaneous SVM calculation, cell-based pipeline architecture, and parallelized modules. The simplified algorithm contributes to a reduction of the amount of required computations from 89.2 GOPS to 2.25 GOPS with 3% accuracy degradation. The cell-based algorithm and pipeline architecture provide a memory bandwidth of 0.116 Gbps at SVGA resolution, which can be handled by a 32-bit memory bus with a reasonably low operating frequency. Parallelized modules greatly accelerate HOG feature extraction and object detection. The proposed architecture on a FPGA prototyping board showed the best performance with minimum memory usage and minimum operating frequency when compared with the performance of conventional processors.
